Senior Staff Engineer Functional Verification
Lead the verification of digital IP, employ System Verilog / UVM methodologies, collaborate with design teams, and provide leadership for a small, dynamic team.
Key Responsibilities:
1. Define and implement verification concepts and architectures for ASICs using