You have a passion for new technologies and are eager to lead the verification of digital IP. As Senior Staff Engineer Functional Verification, you will employ System Verilog/UVM methodologies, collaborate with design teams, and provide leadership for a small, dynamic team.
In this role, you will:
1. Define and implement verification concepts and architectures for ASICs using